

# Bridge Chip Composing a PCIe Switch over Ethernet to Make a Seamless Disaggregated Computer in Data-Center Scale

Takashi Yoshikawa<sup>1</sup>, Jun Suzuki<sup>1</sup>, Yoichi Hidaka<sup>2</sup>, Junichi Higuchi<sup>2</sup>, and Shinji Abe<sup>3</sup> <sup>1</sup>Green Platform Res. Labs, <sup>2</sup>System Device Division, <sup>3</sup>IT Platform Division, NEC

## Problem Statement

Cloud data center must provide computer platforms along with diversified user requests quickly, in reasonable price


- One of the solutions is a “disaggregated platform” which has resource pools of CPUs, storages, GPUs, and other devices.

PCIe is appropriate interconnection

- Simple protocol, vast hard/soft assets.

However, the transport layer of PCIe doesn't reach DC-scale.


- Connection distance and port count are limited to in-box scale.
- Coupling of host and I/O devices are too tight to disaggregate them into shared resource pool.



## Proposal

Using Ethernet as a transport of PCI Express to realize 100-times port-count and connection-distance


- Seamless expansion of PCIe to realize a big single computer with many CPU/I/O resources on a single network.
- Software defined configuration to realize function/performance along with user's diversified requirements.



## Conclusion

Distributed PCIe switch architecture and reliable Ethernet realize LAN-scale disaggregated computer w/ resource pool


- PCIe compliant : Utilize low-cost commodity soft/hardware.
- Comparable performance with that of direct attached device.
- Software defined configuration achieving required performance.
- Technology Proven : Already in service.



## Architecture 1/2 : Distributed PCIe switch

To be PCIe compliant, Ethernet must be transparent.


- Internal bus of PCIe switch chip is extended by Ethernet.
- ExpEther appears as a single hop PCIe switch for OS/software.
- Utilize commodity device, OS, device driver w/o modification.



## Architecture 2/2 : Reliable Ethernet

To maintain PCIe connection, Ethernet must be reliable.


- Prevent packet loss by congestion control and retry
- xN bandwidth and redundancy by multipath transport
- Utilize conventional Ethernet switch w/o modification



## Implementation

To have comparable performance with PCIe switch, all functions are implemented in a chip w/o S/W stack.

- Main functional blocks are PCIe Ethernet Bridge (PEB) and Ethernet Forwarding Engine (EFE).
- External interface are standard; PCI Express and Ethernet.




chip	ASIC	FPGA	Structured ASIC
PCIe	Gen2.1 1 lane @ 2 Gbps	Gen2.1 8 lane @ 2 Gbps	Gen2.1 8 lane @ 2 Gbps
Ethernet	2 x GbE 1.0W	2 x 10GbE 6.7 W	2 x 10GbE 3.5 W
Dimension	19 x 19mm	33 x 33 mm	29 x 29 mm
Pin Count w/ Power/GND	388 pin	780 pin	780 pin
Process	130 nm	40 nm	40 nm
Latency	1050 ns	700 ns	700 ns
Internal Clock	125 MHz	125/156 MHz	125/156 MHz

## Performance

Storage : Block I/O read/write to PCIe SSD shows 92/74% of direct-attached device's performance @4KB size

- x7 and x2 performance of those of iSCSI, and iSCSI/ToE


GPU Application : 3D graphic benchmark7 performance is not so much degraded, marking about 80% to 97% score of those direct attached case.



## Disaggregated Resource Management

To make PCIe connection, ExpEther chip has group ID and MAC address

- I/O devices are attached to host which has the same GID.
- Packet routing is autonomously performed by Ethernet layer.
- GID can be set remotely by management software.
- Software defined configuration by OpenStack based software.



## Seamless Disaggregated Computer

To make a computer providing user-required performance and function, necessary devices can be selected and attached from resource pool.

ExpEther provides a single-hop PCIe connection for all CPU / devices in the resource pool over Ethernet.

Resource pool proto-type w/ ExpEther on mother board.  
Each PCIe slot can be used for both CPU module and IO devices

Multi-rack resource pool system w/ More than 100 server / IO devices (GPU, Storage (HDD, PCIe Flash), VDI GRID, PCoIP) Service in Apr. 2014.

